clk: renesas: r9a07g043: Add OSTM clock and reset entries

Browse source

Add OSTM{0,1,2} clock and reset entries to CPG driver.

Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Link: https://lore.kernel.org/r/20220425095244.156720-6-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>

...

This commit is contained in:

Biju Das 2022-04-25 10:52:43 +01:00 • committed by Geert Uytterhoeven

parent 1cbda37757

commit 6c05648b57

1 changed files with 9 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

9

drivers/clk/renesas/r9a07g043-cpg.c

View file