drm/xe/xe3p_xpc: Add MCR steering for NODE and L3BANK ranges

Browse source

The bspec was originally missing the information related to steering of
L3-related ranges.  Now that a late-breaking spec update has added the
necessary information, implement the steering rules in the code.  Note
that the sole L3BANK range is the same as the one used on Xe_LPG, so we
can re-use the existing table for that MCR type.

Bspec: 74418
Fixes: be614ea19d ("drm/xe/xe3p_xpc: Add MCR steering")
Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com>
Link: https://lore.kernel.org/r/20251021224556.437970-3-matthew.d.roper@intel.com
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>

...

This commit is contained in:

Matt Roper 2025-10-21 15:45:56 -07:00

parent 5fa20ff843

commit 6d5511e56b

4 changed files with 34 additions and 2 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

26

drivers/gpu/drm/xe/xe_gt_mcr.c

View file

7

drivers/gpu/drm/xe/xe_gt_topology.c

View file

2

drivers/gpu/drm/xe/xe_gt_topology.h

View file

1

drivers/gpu/drm/xe/xe_gt_types.h

View file