perf/x86/intel/uncore: Add IMH PMON support for Diamond Rapids

Browse source

DMR supports IMH PMON units for PCU, UBox, iMC, and CXL:
- PCU and UBox are same with SPR.
- iMC is similar to SPR but uses different offsets for fixed registers.
- CXL introduces a new port_enable field and changes the position of
  the threshold field.

DMR also introduces additional PMON units: SCA, HAMVF, D2D_ULA, UBR,
PCIE4, CRS, CPC, ITC, OTC, CMS, and PCIE6.  Among these, PCIE4 and
PCIE6 use different unit types, but share the same config register
layout, and the generic PCIe PMON events apply to both.

Additionally, ignore the broken MSE unit.

Signed-off-by: Zide Chen <zide.chen@intel.com>
Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Link: https://patch.msgid.link/20251231224233.113839-5-zide.chen@intel.com

...

This commit is contained in:

Zide Chen 2025-12-31 14:42:21 -08:00 • committed by Peter Zijlstra

parent 1897336728

commit 6daf2c35b8

4 changed files with 243 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

9

arch/x86/events/intel/uncore.c

View file

3

arch/x86/events/intel/uncore.h

View file

2

arch/x86/events/intel/uncore_discovery.h

View file

229

arch/x86/events/intel/uncore_snbep.c

View file