drm/i915: Implement async flips for vlv/chv

Browse source

Add support for async flips on vlv/chv. Unlike all the other
platforms vlv/chv do not use the async flip bit in DSPCNTR and
instead we select between async vs. sync flips based on the
surface address register. The normal DSPSURF generates sync
flips DSPADDR_VLV generates async flips. And as usual the
interrupt bits are different from the other platforms.

Cc: Karthik B S <karthik.b.s@intel.com>
Cc: Vandita Kulkarni <vandita.kulkarni@intel.com>
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20210111163711.12913-12-ville.syrjala@linux.intel.com
Reviewed-by: Karthik B S <karthik.b.s@intel.com>

...

This commit is contained in:

Ville Syrjälä 2021-01-11 18:37:11 +02:00

parent 4bb18054ad

commit 6ede6b0616

4 changed files with 52 additions and 6 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

49

drivers/gpu/drm/i915/display/i9xx_plane.c

View file

4

drivers/gpu/drm/i915/display/intel_display.c

View file

3

drivers/gpu/drm/i915/i915_irq.c

View file

2

drivers/gpu/drm/i915/i915_reg.h

View file