[S390] Fix tlb flushing with idte.

Browse source

The clear-by-asce operation of the idte instruction gets an asce
(address-space-control-element) as argument to specify which TLBs
need to get flushed. The current code passes a plain pointer to
the start of the pgd without the additional bits which would make
the pointer an asce. The current machines don't mind the difference
but a future model might want to use the designation type control
bits in the asce as a filter for the TLBs to flush.

Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>

...

This commit is contained in:

Martin Schwidefsky 2008-01-26 14:10:58 +01:00

parent 4b28a8fe78

commit 6f457e1a14

3 changed files with 19 additions and 22 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

arch/s390/kernel/head64.S

View file

27

include/asm-s390/mmu_context.h

View file

12

include/asm-s390/tlbflush.h

View file