clk: tegra: Changes for v4.18-rc1

Contains a proper implementation of the CDEV1/2 clocks on Tegra20.
 -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAlr+4IcTHHRyZWRpbmdA
 bnZpZGlhLmNvbQAKCRDdI6zXfz6zoQzFD/9DHQQoF4bnRiYysWBUrM7aQrj8J8oe
 FsFmCcNzusD0qoodUqr1Y+IiIy+DLL1LObG6ofjsUh78kRQbiFY4AlovSqkf4FLj
 G5Oi98CZm1BcJ0EyX5P4eDPsznCtvOtnPLf7LmFwYklme50B9FiUlbHrGgWHMJHZ
 yNqRZkJ7hqAH1MXb+N7zbs1xhnbIq4wDKHpTtN/mnhmsOtSaPERksXXa09t7Fkry
 hp9X6Uo7tzAKH5Tnxh4eisfCahrDg1WfA00ChJhWEYdAd6aJWT9jCRBCtDz7oNxW
 1+V9r3jS/m1/zDM2sMIWANubSGoeTfQRbJyNzEzyxPKvyrsifcKtH6Matfvjc2Eq
 7cvvRalLJMaT5p0J/Aj2YIqA/sGovqaGRseCAGD09wGk5lRu83Bw/aXAjpWKFWgs
 cm68XE3H+gSgpCrO0O1/CiimRlBfsMGAC9ju8dFEJjt630/FHIOsFL89+s3aenBG
 m0f+Xm6N04nx01eb7NCSn7/Qyl073oT1GZhWD+u0BqWj4ignRJev9NeAA0Li3zIc
 3IcoYIPdkPeZKxy+i5CPNWePTH/qPezvEswx4dnPxdL28XrL+ai2QcxuRxcmodBf
 XRVAZKPJaWODBZSJ45nmBH9udxIAYtokcvzMgCwNwYWLonM4lGS+BQ3eu9QSXJyY
 /iBAdDNWryrjBA==
 =hrV+
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-4.18-clk' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into clk-tegra

Pull Tegra clk driver updates from Thierry Reding:

 - proper implementation of the CDEV1/2 clocks on Tegra20

* tag 'tegra-for-4.18-clk' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  clk: tegra: Add quirk for getting CDEV1/2 clocks on Tegra20
  clk: tegra20: Correct parents of CDEV1/2 clocks
  clk: tegra20: Add DEV1/DEV2 OSC dividers
This commit is contained in:
Stephen Boyd 2018-06-01 10:27:58 -07:00
commit 70b7e55a19
7 changed files with 55 additions and 12 deletions