KVM: Move performance counter MSR access interception to generic x86 path

Browse source

The performance counter MSRs are different for AMD and Intel CPUs and they
are chosen mainly by the CPUID vendor string. This patch catches writes to
all addresses (regardless of VMX/SVM path) and handles them in the generic
MSR handler routine. Writing a 0 into the event select register is something
we perfectly emulate ;-), so don't print out a warning to dmesg in this
case.
This fixes booting a 64bit Windows guest with an AMD CPUID on an Intel host.

Signed-off-by: Andre Przywara <andre.przywara@amd.com>
Signed-off-by: Avi Kivity <avi@redhat.com>

...

This commit is contained in:

Andre Przywara 2009-06-12 22:01:29 +02:00 • committed by Avi Kivity

parent 2920d72857

commit 71db602322

3 changed files with 30 additions and 28 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

16

arch/x86/kvm/svm.c

View file

12

arch/x86/kvm/vmx.c

View file

30

arch/x86/kvm/x86.c

View file