dt-bindings: memory: Add Tegra186 memory subsystem

Browse source

The NVIDIA Tegra186 SoC contains a memory subsystem composed of the
memory controller and the external memory controller. The memory
controller provides interfaces for the memory clients to access the
memory. Accesses can be either bounced through the SMMU for IOVA
translation or directly to the EMC.

The bulk of the programming of the external memory controller happens
through interfaces exposed by the BPMP. Describe this relationship by
adding a phandle reference to the BPMP to the EMC node.

Signed-off-by: Thierry Reding <treding@nvidia.com>
Reviewed-by: Rob Herring <robh@kernel.org>

...

This commit is contained in:

Thierry Reding 2019-12-22 15:10:25 +01:00

parent a213f9f1c3

commit 720ad00ead

1 changed files with 130 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

130

Documentation/devicetree/bindings/memory-controllers/nvidia,tegra186-mc.yaml

View file