* Add pcie, mipi and gen_clk clk ids

Browse source

* Add audio clk controller clock bindings
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEE9OFZrhjz9W1fG7cb5vwPHDfy2oUFAltEZqMACgkQ5vwPHDfy
 2oUaOw//aCV1mCqBCS1S5MfN2Jy7CO23XDFkACIzpIpRa8G1Zp0NlBbKt/aLT5i7
 b3Q0HVpamuHN00vWlaJg5oFTgbfTbngsNxP+N26l6sW7fMNkkHfe7oRJGNiWPvhp
 ehca3lLVjZEh01MxTCTMapblK96QPwI/ErWYNNcfVcbpiOWQAdbFa2PMxVS/5lR7
 On7H7erV1HD/I4K2jADBxrn8CMpprEIAPkXq12mhKrQTclQfOFaTzA1dKAJtSDKv
 lUMiDUroEotZ0Qc3VZtU6XbsA5B9WpCPsyqoK5nKyYGGHJvh2jxJ3cBysuf8wQCo
 yED/WSn5fAucADC1zOK2NRAnLLT3zOQJqepstN8PjMX91tUpslRbuFCAwVavInsW
 wXkSyifhpRxgC9wzOYNYuqmHgkQUms2eyktHFcPVElvaQ8CDBg0uH1t5ABQvZM5J
 bxfAghSx3ThEuMK44b8kp81WizTxQo885ppAPac9pPYqrX0Fm2T7UVlG0V7AVisB
 t2vKdyA2aliG7AnKRrZ1SAX1BVf80Umw01H+ZI8UQgQBt71d3RLpZAtEll/DI+5L
 jt18Lahk+Fbs5puwVj0P/kDz9gUhw/jK1lbyI0ArIzD1egmGdfro+omuc+cln3ON
 qgm9zE2kXRnS0a0T5m2BYHLUJq1IFk7KwOndtEbBnIbqLgCc6lg=
 =Slkx
 -----END PGP SIGNATURE-----

Merge tag 'meson-clk-dt-for-v4.19' of https://github.com/BayLibre/clk-meson into v4.19/dt64-2

* Add pcie, mipi and gen_clk clk ids
* Add audio clk controller clock bindings

* tag 'meson-clk-dt-for-v4.19' of https://github.com/BayLibre/clk-meson:
  clk: meson: expose GEN_CLK clkid
  clk: meson-axg: add pcie and mipi clock bindings
  dt-bindings: clock: add meson axg audio clock controller bindings

...

This commit is contained in:

Kevin Hilman 2018-07-20 09:01:26 -07:00

parent 89803e8b26 de3c1e71d4

commit 7382913e23

4 changed files with 155 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

56

Documentation/devicetree/bindings/clock/amlogic,axg-audio-clkc.txt

View file

94

include/dt-bindings/clock/axg-audio-clkc.h

View file

4

include/dt-bindings/clock/axg-clkc.h

View file

1

include/dt-bindings/clock/gxbb-clkc.h

View file