perf, x86: Store perfctr msr addresses in config_base/event_base

Browse source

Instead of storing the base addresses we can store the counter's msr
addresses directly in config_base/event_base of struct hw_perf_event.
This avoids recalculating the address with each msr access. The
addresses are configured one time. We also need this change to later
modify the address calculation.

Signed-off-by: Robert Richter <robert.richter@amd.com>
Signed-off-by: Peter Zijlstra <a.p.zijlstra@chello.nl>
LKML-Reference: <1296664860-10886-5-git-send-email-robert.richter@amd.com>
Signed-off-by: Ingo Molnar <mingo@elte.hu>

...

This commit is contained in:

Robert Richter 2011-02-02 17:40:59 +01:00 • committed by Ingo Molnar

parent 69d8e1e8ac

commit 73d6e52206

3 changed files with 14 additions and 19 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

21

arch/x86/kernel/cpu/perf_event.c

View file

8

arch/x86/kernel/cpu/perf_event_p4.c

View file

4

arch/x86/kernel/cpu/perf_event_p6.c

View file