[POWERPC] 8xx: Work around CPU15 erratum.

Browse source

The CPU15 erratum on MPC8xx chips can cause incorrect code execution
under certain circumstances, where there is a conditional or indirect
branch in the last word of a page, with a target in the last cache line
of the next page.  This patch implements one of the suggested
workarounds, by forcing a TLB miss whenever execution crosses a page
boundary.  This is done by invalidating the pages before and after the
one being loaded into the TLB in the ITLB miss handler.

Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>

...

This commit is contained in:

Scott Wood 2007-06-25 14:50:41 -05:00 • committed by Kumar Gala

parent 663edbd264

commit 7401685242

2 changed files with 22 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

6

arch/powerpc/kernel/head_8xx.S

View file

16

arch/powerpc/platforms/8xx/Kconfig

View file