dt-bindings: phy: ti: gmii-sel: add support for am654x/j721e soc

Browse source

TI AM654x/J721E SoCs have the same PHY interface selection mechanism for
CPSWx subsystem as TI SoCs (AM3/4/5/DRA7), but registers and bit-fields
placement is different.

This patch adds corresponding compatible strings to enable support for TI
AM654x/J721E SoCs.

Signed-off-by: Grygorii Strashko <grygorii.strashko@ti.com>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>

...

This commit is contained in:

Grygorii Strashko 2020-03-03 18:00:26 +02:00 • committed by Kishon Vijay Abraham I

parent 6076967a50

commit 74e29703a7

1 changed files with 1 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

Documentation/devicetree/bindings/phy/ti-phy-gmii-sel.txt

View file