spi: document tx/rx clock delay properties

Browse source

Tegra SPI controller has TX and RX trimmers to tuning the delay of
SPI master clock with respect to the data.

TX and RX tap values are based on the platform validation across the
PVT and the trimmer values vary based on the trace lengths to the
corresponding SPI devices.

Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
Signed-off-by: Mark Brown <broonie@kernel.org>

...

This commit is contained in:

Sowjanya Komatineni 2019-04-04 17:14:18 -07:00 • committed by Mark Brown

parent f1ca9992ce

commit 7558f978f9

No known key found for this signature in database

GPG key ID: 24D68B725D5487D0

1 changed files with 20 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

20

Documentation/devicetree/bindings/spi/nvidia,tegra114-spi.txt

View file