spi: atmel,quadspi: Define sama7g5 QSPI

Browse source

sama7g5 embedds 2 instances of the QSPI controller:
1/ One Octal Serial Peripheral Interface (QSPI0) Supporting up to
   200 MHz DDR. Octal, TwinQuad, HyperFlash and OctaFlash Protocols
   Supported
2/ One Quad Serial Peripheral Interface (QSPI1) Supporting Up to
   90 MHz DDR/133 MHz SDR

Signed-off-by: Tudor Ambarus <tudor.ambarus@microchip.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20211209122939.339810-3-tudor.ambarus@microchip.com
Signed-off-by: Mark Brown <broonie@kernel.org>

...

This commit is contained in:

Tudor Ambarus 2021-12-09 14:29:39 +02:00 • committed by Mark Brown

parent 001a41d2a7

commit 77850bda36

No known key found for this signature in database

GPG key ID: 24D68B725D5487D0

1 changed files with 14 additions and 2 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

16

Documentation/devicetree/bindings/spi/atmel,quadspi.yaml

View file