ASoC: tlv320aic32x4: Use correct shift definition for DATALEN bits

Browse source

Setting the DATALEN bit field requires shifting our value by 4. Setting
the OSR value of the PLL divider also requires a shift by 4. Currently
the code abuses this fact and uses the shift for the divider register to
set the data-length register. Fix this here by using the definition meant
for this register.

Signed-off-by: Andrew F. Davis <afd@ti.com>
Signed-off-by: Mark Brown <broonie@kernel.org>

...

This commit is contained in:

Andrew F. Davis 2017-12-12 16:43:06 -06:00 • committed by Mark Brown

parent 4483521d81

commit 77bdb58795

No known key found for this signature in database

GPG key ID: 24D68B725D5487D0

1 changed files with 8 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

11

sound/soc/codecs/tlv320aic32x4.c

View file