drm/amd/amdgpu: Add missing CGTS*TCC_DISABLE to 10.3 headers

Browse source

The TCC_DISABLE registers were not included in the 10.3 headers and
instead just placed directly in the gfx_v10_0.c source.  This patch
adds them to the headers so tools like umr can scan them and support them.

Signed-off-by: Tom St Denis <tom.stdenis@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Tom St Denis 2022-09-07 10:18:01 -04:00 • committed by Alex Deucher

parent 096e33f8ce

commit 780244a2fe

2 changed files with 14 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

4

drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h

View file

10

drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h

View file