drm/i915/adl_p: Add dedicated SAGV watermarks

Browse source

XE_LPD reduces the number of regular watermark latency levels from 8
to 6 on non-dgfx platforms.  However the hardware also adds a special
purpose SAGV wateramrk (and an accompanying transition watermark) that
will be used by the hardware in place of the level 0 values during SAGV
transitions.

Bspec: 49325, 49326, 50419
Cc: Matt Atwood <matthew.s.atwood@intel.com>
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Signed-off-by: Clinton Taylor <Clinton.A.Taylor@intel.com>
Reviewed-by: Stanislav Lisovskiy <stanislav.lisovskiy@intel.com>
Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20210519000625.3184321-4-lucas.demarchi@intel.com

...

This commit is contained in:

Matt Roper 2021-05-18 17:06:11 -07:00 • committed by Lucas De Marchi

parent c33ebdb717

commit 7959ffe576

4 changed files with 126 additions and 21 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

32

drivers/gpu/drm/i915/display/intel_display.c

View file

2

drivers/gpu/drm/i915/i915_drv.h

View file

59

drivers/gpu/drm/i915/i915_reg.h

View file

54

drivers/gpu/drm/i915/intel_pm.c

View file