drm/amd/display: Perform outstanding programming on full updates

Browse source

[WHY]
In certain scenarios DC can internally trigger back to back full updates
which will miss some required programming that is normally deferred
until post update via optimize_bandwidth.

[HOW]
In back to back update scenarios, wait for pending updates to complete
and perform any strictly required outstanding programming.

Reviewed-by: Alvin Lee <alvin.lee2@amd.com>
Signed-off-by: Dillon Varone <dillon.varone@amd.com>
Signed-off-by: Tom Chung <chiahsuan.chung@amd.com>
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Dillon Varone 2024-08-01 15:38:34 -04:00 • committed by Alex Deucher

parent 67ea53a4bd

commit 7a1eb66809

11 changed files with 176 additions and 122 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

121

drivers/gpu/drm/amd/display/dc/core/dc.c

View file

123

drivers/gpu/drm/amd/display/dc/core/dc_hw_sequencer.c

View file

10

drivers/gpu/drm/amd/display/dc/hwss/dcn32/dcn32_hwseq.c

View file

4

drivers/gpu/drm/amd/display/dc/hwss/dcn32/dcn32_hwseq.h

View file

1

drivers/gpu/drm/amd/display/dc/hwss/dcn32/dcn32_init.c

View file

1

drivers/gpu/drm/amd/display/dc/hwss/dcn35/dcn35_init.c

View file

1

drivers/gpu/drm/amd/display/dc/hwss/dcn351/dcn351_init.c

View file

18

drivers/gpu/drm/amd/display/dc/hwss/dcn401/dcn401_hwseq.c

View file

1

drivers/gpu/drm/amd/display/dc/hwss/dcn401/dcn401_hwseq.h

View file

1

drivers/gpu/drm/amd/display/dc/hwss/dcn401/dcn401_init.c

View file

17

drivers/gpu/drm/amd/display/dc/hwss/hw_sequencer.h

View file