drm/nve0/fifo: mask unhandled intr bits when seen, rather than all intrs

Browse source

Signed-off-by: Ben Skeggs <bskeggs@redhat.com>

...

This commit is contained in:

Ben Skeggs 2014-02-23 23:06:22 +10:00

parent 61fdf62093

commit 7a42f492a3

1 changed files with 2 additions and 2 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

4

drivers/gpu/drm/nouveau/core/engine/fifo/nve0.c

View file