clk: keystone: Add gate control clock driver

Browse source

Add the driver for the clock gate control which uses PSC (Power Sleep
Controller) IP on Keystone 2 based SOCs. It is responsible for enabling and
disabling of the clocks for different IPs present in the SoC.

Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
Signed-off-by: Mike Turquette <mturquette@linaro.org>

...

This commit is contained in:

Santosh Shilimkar 2013-09-25 21:18:14 -04:00 • committed by Mike Turquette

parent b9e0d40c0d

commit 7affe5685c

2 changed files with 293 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

29

Documentation/devicetree/bindings/clock/keystone-gate.txt

View file

264

drivers/clk/keystone/gate.c

View file