clk: tegra: introduce TEGRA_PLL_HAS_LOCK_ENABLE

Browse source

Tegra114 PLLC2 and PLLC3 don't have a lock enable bit. The lock bits are
always functional.

Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Acked-by: Mike Turquette <mturquette@linaro.org>
Signed-off-by: Stephen Warren <swarren@nvidia.com>

...

This commit is contained in:

Peter De Schrijver 2013-04-03 17:40:38 +03:00 • committed by Stephen Warren

parent dd93587be8

commit 7ba28813b4

2 changed files with 7 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

5

drivers/clk/tegra/clk-pll.c

View file

2

drivers/clk/tegra/clk.h

View file