clk: rockchip: add new pll-type for rk3328

Browse source

The rk3328's pll and clock are similar with rk3036's,
it different with pll_mode_mask, the rk3328 soc
pll mode only one bit(rk3036 soc have two bits)
so these should be independent and separate from
the series of rk3328s.

Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>

...

This commit is contained in:

Elaine Zhang 2016-12-29 10:45:10 +08:00 • committed by Heiko Stuebner

parent 4d3e84f996

commit 7bed92460d

2 changed files with 14 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

16

drivers/clk/rockchip/clk-pll.c

View file

1

drivers/clk/rockchip/clk.h

View file