drm/amd/display: eDP panel polarity control and test support

Browse source

eDP panels can require explicit polarity control during power transitions
to ensure correct signal behavior. Without this, panels that depend on
polarity state may behave incorrectly when combined with refresh rate drop
logic, since the two features previously had no coordination point.

To address this, a set/reset/query API is introduced and integrated into
the resource layer so polarity is managed as a first-class concern within
the existing power optimization flow. RamlessPowerOptimization is updated
to coordinate polarity state alongside refresh rate drop decisions,
preventing the two paths from conflicting during transitions.

Reviewed-by: Sreeja Golui <sreeja.golui@amd.com>
Signed-off-by: Harry VanZyllDeJong <hvanzyll@amd.com>
Signed-off-by: Tom Chung <chiahsuan.chung@amd.com>
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Harry VanZyllDeJong 2026-06-18 10:04:37 -04:00 • committed by Alex Deucher

parent 8f27dbc82e

commit 7dcd85c224

8 changed files with 150 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

22

drivers/gpu/drm/amd/display/dc/core/dc_link_exports.c

View file

7

drivers/gpu/drm/amd/display/dc/dc.h

View file

52

drivers/gpu/drm/amd/display/dc/dc_dmub_srv.c

View file

27

drivers/gpu/drm/amd/display/dc/dc_dmub_srv.h

View file

5

drivers/gpu/drm/amd/display/dc/inc/link_service.h

View file

4

drivers/gpu/drm/amd/display/dc/link/link_factory.c

View file

30

drivers/gpu/drm/amd/display/dc/link/protocols/link_edp_panel_control.c

View file

4

drivers/gpu/drm/amd/display/dc/link/protocols/link_edp_panel_control.h

View file