drm/tegra: dsi: Set up PHY_TIMING & BTA_TIMING registers earlier

Browse source

Make sure the DSI PHY_TIMING and BTA_TIMING registers are initialized
when the clocks are set up as opposed to when the output is enabled.
This makes sure that the PHY timings are properly set up when the panel
is prepared and that DCS commands sent at that time use the appropriate
timings.

Signed-off-by: Sean Paul <seanpaul@chromium.org>
Signed-off-by: Thierry Reding <treding@nvidia.com>

...

This commit is contained in:

Sean Paul 2014-10-07 16:04:42 +02:00 • committed by Thierry Reding

parent 030611ecc5

commit 7e3bc3a98f

1 changed files with 7 additions and 4 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

11

drivers/gpu/drm/tegra/dsi.c

View file