drm/i915/reg: separate VLV_DSPCLK_GATE_D from DSPCLK_GATE_D

Browse source

All the places that use DSPCLK_GATE_D are specific to certain platforms,
and the parametrization of it to support VLV/CHV MMIO display base isn't
really buying us anything. Add a separate macro for VLV_DSPCLK_GATE_D
and use it.

Reviewed-by: Gustavo Sousa <gustavo.sousa@intel.com>
Link: https://lore.kernel.org/r/ac16d9d5192595944bf9bcf70aa721b504bc90c0.1754499175.git.jani.nikula@intel.com
Signed-off-by: Jani Nikula <jani.nikula@intel.com>

...

This commit is contained in:

Jani Nikula 2025-08-06 19:55:15 +03:00

parent 85cac9ff65

commit 7e75709237

6 changed files with 10 additions and 10 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/gpu/drm/i915/display/intel_display_power_well.c

View file

2

drivers/gpu/drm/i915/display/intel_gmbus.c

View file

5

drivers/gpu/drm/i915/display/intel_overlay.c

View file

4

drivers/gpu/drm/i915/display/vlv_dsi.c

View file

3

drivers/gpu/drm/i915/i915_reg.h

View file

4

drivers/gpu/drm/i915/intel_clock_gating.c

View file