drm/amd/display: fix DP 422 VID_M half the rate issue.

Browse source

[Description]
when programming VID_TIMING, we were using the original VESA timing for DP_VIDM/N.
for YCbCr420 or compressed YCbCr422, using half rate as  YCbCr444.

Signed-off-by: Charlene Liu <charlene.liu@amd.com>
Reviewed-by: Nikola Cornij <Nikola.Cornij@amd.com>
Acked-by: Leo Li <sunpeng.li@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Charlene Liu 2019-03-01 11:12:50 -05:00 • committed by Alex Deucher

parent ae5041f3a0

commit 7fe538a4d6

5 changed files with 31 additions and 9 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/gpu/drm/amd/display/dc/dce/dce_stream_encoder.c

View file

3

drivers/gpu/drm/amd/display/dc/dce110/dce110_hw_sequencer.c

View file

25

drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c

View file

7

drivers/gpu/drm/amd/display/dc/dcn10/dcn10_stream_encoder.c

View file

3

drivers/gpu/drm/amd/display/dc/inc/hw/stream_encoder.h

View file