Arm SCMI updates for v6.6

The main addition this time is the support for SCMI v3.2 perf level
 indexing mode. SCMI v3.2 adds support for hardware which works on
 performance indices, instead of levels. Certain platforms use indices
 to identify performance levels. Level Indexing Mode is used to describe
 such platform behavior. All commands which utilize performance level
 as a parameter need to specify the corresponding level index instead of
 the performance level when Level Indexing Mode is used.
 
 While at it, these changes also include hardening of all the internal
 accesses to the performance domain information.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEEunHlEgbzHrJD3ZPhAEG6vDF+4pgFAmTM6soACgkQAEG6vDF+
 4piIAQ//aPJ50AqQAoGAcPsYxfiwGVk6iEoC//2/sxoZ8BqH5+x3ksLzMGzGn4uf
 aCH5ZDWf99iikWIijbHCFMoupzoTiDw5HjHx3Ud+MxpUW3pi/p1jTNQqhGqnmxts
 BS18uPxzVpLTZEZoFQeEkgyzAZ9nBDchqpT4JOW/PGIc1flICqdzBru38eMXFdHa
 rQ4Dx1pS3LR4wzp8+0ZpEncDBlu6ms+9SQu2YOtrhvxWNPkoXEY7C7qGHjUkPzy6
 5ppU3/i87gYwIp13WzfPTqpYZpSVhpDO8/tc7Nhq5agbflRin5aBOxBhfVpDI7dE
 G3zZMPKwrbnyeipwSh77D1tWkz/pRRjT1vf4xusV89a+DjCglPTHgc3jsnTzGUsS
 OfZctep3mRn+YAUcbmJ7XblsvF5A1FnjoZfOk+cfhN/r6SuSNjWuVpDOdAVZC3Xq
 UePa0SapLPRsh1cDck+AUbiy1OR6+/8Jh2qpW1VjmpBNDF18LFkCVjnnf0J9oXul
 xlN34cmMe6c2PSSqdr9tp8wtMPbjQCQQ1JgHQUtAmbhYJLaTjDiazhf/bw2YRngv
 vLSOiWSP+A0cLyGrVdM3LLy4tX4loV6jay/tvT/9wnRkssJcM3EqQhyMmQbYUvJr
 u2cZqV+8fzwLoaSGa6L79XkjRelFG67YtfX+7u0Y7IIH8qvSeqc=
 =91AL
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIyBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmTXWUUACgkQYKtH/8kJ
 UieRQA/41XgUXBHmFnZXOa3pyOOpNoGP+opgwE4enSYavrnNa0F3kJKJp3fkXVuy
 4z8qmEUkX6FcpmJF8mEJxLaF7TebDYznLdDWlPd0RJ+ge1ujbu2xIAI8ZKhUzyL6
 evMYKP3np6J1KPwy8UbvqHezA8cQJObegV+GoMcR9xkcg5jW/VOB+4tFKF+CvxPU
 kmdMcaAfbBFNcqNI+3ZTc1F2kODzpCAIT9+HY6HYcEAgjWfFQsOuQsk84di3vHTJ
 47nBaesUOP/0OoSBFiUwLGmSfDfYnIy72Qocczmh0iXSazbaj5+Np+khQaAviKt1
 LqhzVKIN6rpUT3rDTFVi5jTg5keS+7u2zDQVTNkGPwQsnJkZ/Fe5Olmvz7b0Co0d
 9f9dI0rGReiZxO1OPt/BOvAXzCBV0A6vQ5P/0L+ook3U1uPpPcTFAc/kJ/PNSlpg
 0WJPqYvvYUOHB+my3hmL7o0P2qTNuXZbVGN4EWMx8Y/s+xrYL3Qz9Xa3mcX0pkul
 vp/vy7EpHtumc8LxeAjazqRnApk64sjJlxR2sCPGmD+R5UdnTCPaAhiyVbPMAzLM
 NPG+AkcFZ9NCVtvXmkH4SdGK3Mjw96JeNF2eaSAsjNFLLa/coc/8pTBtal0idJwV
 sPP8XGUC2pAdklMw45egVKgy0oiSASjpnW0qP3ZAEVT56UbBew==
 =eQuM
 -----END PGP SIGNATURE-----

Merge tag 'scmi-updates-6.6' of git://git.kernel.org/pub/scm/linux/kernel/git/sudeep.holla/linux into soc/drivers

Arm SCMI updates for v6.6

The main addition this time is the support for SCMI v3.2 perf level
indexing mode. SCMI v3.2 adds support for hardware which works on
performance indices, instead of levels. Certain platforms use indices
to identify performance levels. Level Indexing Mode is used to describe
such platform behavior. All commands which utilize performance level
as a parameter need to specify the corresponding level index instead of
the performance level when Level Indexing Mode is used.

While at it, these changes also include hardening of all the internal
accesses to the performance domain information.

* tag 'scmi-updates-6.6' of git://git.kernel.org/pub/scm/linux/kernel/git/sudeep.holla/linux:
  firmware: arm_scmi: Add v3.2 perf level indexing mode support
  firmware: arm_scmi: Harden perf domain info access

Link: https://lore.kernel.org/r/20230804123231.3258141-1-sudeep.holla@arm.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2023-08-12 12:04:53 +02:00
commit 800b432012