drm/amd/display: Implement end of training for hop in DPIA display path

Browse source

[Why & How]
Clear training pattern sequence for hop in display path once clock
recovery and equalization phases of DP tunnel link training completed.

Reviewed-by: Jun Lei <Jun.Lei@amd.com>
Acked-by: Wayne Lin <Wayne.Lin@amd.com>
Acked-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>
Acked-by: Harry Wentland <harry.wentland@amd.com>
Signed-off-by: Jimmy Kizito <Jimmy.Kizito@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Jimmy Kizito 2021-04-21 10:34:34 -04:00 • committed by Alex Deucher

parent 847a9038c2

commit 80789bcffe

2 changed files with 83 additions and 5 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

11

drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c

View file

77

drivers/gpu/drm/amd/display/dc/core/dc_link_dpia.c

View file