clk: sunxi-ng: a83t: Support new timing mode for mmc2 clock

Browse source

The MMC2 clock supports a new timing mode. When the new mode is active,
the output clock rate is halved.

This patch sets the feature flag for the new timing mode, and adds
a pre-divider based on the mode bit.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>

...

This commit is contained in:

Chen-Yu Tsai 2017-07-24 21:58:58 +08:00 • committed by Ulf Hansson

parent dc8797e39f

commit 81e911d0dc

1 changed files with 2 additions and 8 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

10

drivers/clk/sunxi-ng/ccu-sun8i-a83t.c

View file