SoCFPGA DTS update for v4.10, part 3

Browse source

- Fine tune L2 cache configuration
 -----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1
 
 iQIcBAABAgAGBQJYMxrIAAoJEBmUBAuBoyj0+kUP+QHzmJNBzUfyYciec/aJFqND
 isZNZhzm3zyvw5UEu5tbWiPkv2Vwp/MYODX/pK1SFKQRH0TlR0cTXdXQH+TVubgb
 JhHebwCNYgn8iUxyPQhBtY1Sux8sHYDWf4JvZkrcFQWSsURS2Y4gm81O+ix5JYWB
 qT1XipgtMpYzAU1qKH30AdCcqQ5fM2kjTvi1a1pOui2YWuFJVrfw50Z5rUILpIFU
 zFxmZFZ9+geAyAnD16KNcOcZCNZS6y1QjfDdR7TlwuuGpyIvNzJ2sZGohZUCN/of
 ZKuGRQ37JnCK2o5Y2mW4b2QFnJR1cQ9Y/GxzLmiN0DYC99T6GZzQp5V2+CgIwyxB
 UGULZJpUk+uiJpDnUwvv9lTFhAdSOz8jGmH/ufSR/QDFKqWvg/LXmhJMqY2F4rew
 ag3IKmkOx2Wny91G+CBe0hAPD7TII69uioPfZJv7v46zSJXifP/bQMypWpSU9fNe
 +GfYgvxwzXhN3KKeqR/xe+unNoHbgHnWde2gp7hmr4P+57///T64+h6yqQmwYAGH
 XNWYdG3+/3E7rBeX7LZ/cCM96N5922LIPipU+RltdpNaejpGgIc45LWnfbCjcs1a
 0jDXtnox/TfgZozbg2vmRCuOkpQzki36OlQ7/4QQbybe1o52Iuvi7LeKTKGdsIQ1
 GPQktgQWGE2lratp8nqF
 =jB8b
 -----END PGP SIGNATURE-----

Merge tag 'socfpga_dts_for_v4.10_part_3' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux into next/dt

Merge "SoCFPGA DTS update for v4.10, part 3" from Dinh Nguyen:

- Fine tune L2 cache configuration

* tag 'socfpga_dts_for_v4.10_part_3' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux:
  ARM: dts: socfpga: fine-tune L2 cache configuration

...

This commit is contained in:

Arnd Bergmann 2016-11-30 16:57:12 +01:00

parent 9de194ff11 7c38dc624b

commit 82076f8112

1 changed files with 5 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

5

arch/arm/boot/dts/socfpga.dtsi

View file