clk: sunxi-ng: sun50i: a64: Add 2x fixed post-divider to MMC module clocks

Browse source

On the A64, the MMC module clocks are fixed in the new timing mode,
i.e. they do not have a bit to select the mode. These clocks have
a 2x divider somewhere between the clock and the MMC module.

To be consistent with other SoCs supporting the new timing mode,
we model the 2x divider as a fixed post-divider on the MMC module
clocks.

This patch adds the post-dividers to the MMC clocks.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Reviewed-by: Andre Przywara <andre.przywara@arm.com>
Tested-by: Andre Przywara <andre.przywara@arm.com>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>

...

This commit is contained in:

Chen-Yu Tsai 2017-12-04 13:19:12 +08:00 • committed by Maxime Ripard

parent 946797aa3f

commit 83fe3be4d1

1 changed files with 37 additions and 20 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

53

drivers/clk/sunxi-ng/ccu-sun50i-a64.c

View file