drm/amdgpu: Set CP_HQD_PQ_CONTROL.RPTR_BLOCK_SIZE correctly

Browse source

Remove the accidental shifts on the values of RPTR_BLOCK_SIZE
in gfx_v8-v11. The bug essentially always programs the
corresponding fields to zero instead of the correct value.
The hardware clamps the min value to 5 so this resulted in a
value of 5 being programmed.

Signed-off-by: Haohui Mai <ricetons@gmail.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Haohui Mai 2022-05-16 23:06:35 -07:00 • committed by Alex Deucher

parent 69493c034d

commit 842035543c

4 changed files with 4 additions and 4 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c

View file

2

drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c

View file

2

drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c

View file

2

drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c

View file