PCI: dwc: Add debugfs support for PTM context

Browse source

Synopsys Designware PCIe IPs support PTM capability as defined in the PCIe
spec r6.0, sec 6.21. The PTM context information is exposed through Vendor
Specific Extended Capability (VSEC) registers on supported controller
implementation.

Hence, add support for exposing these context information to userspace
through the debugfs interface for the DWC controllers (both RC and EP).
Currently, only Qcom controllers are supported. For adding support for
other DWC vendor controllers, dwc_pcie_ptm_vsec_ids[] needs to be extended.

Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Signed-off-by: Krzysztof Wilczyński <kwilczynski@kernel.org>
Link: https://patch.msgid.link/20250505-pcie-ptm-v4-3-02d26d51400b@linaro.org

...

This commit is contained in:

Manivannan Sadhasivam 2025-05-05 19:54:41 +05:30 • committed by Krzysztof Wilczyński

parent 87a9d0cd67

commit 852a1fdd34

No known key found for this signature in database

GPG key ID: 7C64768D3DE334E7

3 changed files with 280 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

248

drivers/pci/controller/dwc/pcie-designware-debugfs.c

View file

14

drivers/pci/controller/dwc/pcie-designware.c

View file

18

drivers/pci/controller/dwc/pcie-designware.h

View file