clk: sunxi-ng: sun6i: Fix enable bit offset for hdmi-ddc module clock

Browse source

commit 9ad0bb39fc upstream.

The enable bit offset for the hdmi-ddc module clock is wrong. It is
pointing to the main hdmi module clock enable bit.

Reported-by: Bob Ham <rah@settrans.net>
Fixes: c6e6c96d8f ("clk: sunxi-ng: Add A31/A31s clocks")
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

...

This commit is contained in:

Chen-Yu Tsai 2017-02-14 10:23:32 +08:00 • committed by Greg Kroah-Hartman

parent c445f99696

commit 867f7804ce

1 changed files with 1 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/clk/sunxi-ng/ccu-sun6i-a31.c

View file