drm/i915: Implement 16GB dimm wa for latency level-0

Browse source

Memory with 16GB dimms require an increase of 1us in level-0 latency.
This patch implements the same.
Bspec: 4381

changes since V1:
 - s/memdev_info/dram_info
 - make skl_is_16gb_dimm pure function
Changes since V2:
 - make is_16gb_dimm more generic
 - rebase
Changes since V3:
 - Simplify condition (Maarten)

Signed-off-by: Mahesh Kumar <mahesh1.kumar@intel.com>
Reviewed-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20180831110942.9234-1-mahesh1.kumar@intel.com

...

This commit is contained in:

Mahesh Kumar 2018-08-31 16:39:42 +05:30 • committed by Rodrigo Vivi

parent 5771caf885

commit 86b592876c

3 changed files with 44 additions and 2 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

33

drivers/gpu/drm/i915/i915_drv.c

View file

3

drivers/gpu/drm/i915/i915_drv.h

View file

10

drivers/gpu/drm/i915/intel_pm.c

View file