ARM: dts: at91: sam9x60: fix the ddr clock for sam9x60

Browse source

[ Upstream commit 9bfa2544db ]

The 2nd DDR clock for sam9x60 DDR controller is peripheral clock with
id 49.

Fixes: 1e5f532c27 ("ARM: dts: at91: sam9x60: add device tree for soc and board")
Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Link: https://lore.kernel.org/r/20221208115241.36312-1-claudiu.beznea@microchip.com
Signed-off-by: Sasha Levin <sashal@kernel.org>

...

This commit is contained in:

Claudiu Beznea 2022-12-08 13:52:41 +02:00 • committed by Greg Kroah-Hartman

parent 32d5eb95f8

commit 86e1955b28

1 changed files with 1 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

arch/arm/boot/dts/sam9x60.dtsi

View file