MIPS: OCTEON: Add support for cn68XX interrupt controller.

Browse source

The cn68XX has a new interrupt controller named CIU2, add support for
this, and use it if cn68XX detected at runtime.

Signed-off-by: David Daney <david.daney@cavium.com>

...

This commit is contained in:

David Daney 2012-04-04 15:34:41 -07:00

parent 9787c56ee3

commit 88fd85892a

2 changed files with 547 additions and 24 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

568

arch/mips/cavium-octeon/octeon-irq.c

View file

3

arch/mips/include/asm/octeon/octeon.h

View file