ARM: at91: pm: add sama7g5 ddr phy controller

Browse source

SAMA7G5 self-refresh procedure accesses also the DDR PHY registers.
Adapt the code so that the at91_dt_ramc() to look also for DDR PHYs,
in case it is mandatory.

Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Signed-off-by: Nicolas Ferre <nicolas.ferre@microchip.com>
Link: https://lore.kernel.org/r/20210415105010.569620-19-claudiu.beznea@microchip.com

...

This commit is contained in:

Claudiu Beznea 2021-04-15 13:50:04 +03:00 • committed by Nicolas Ferre

parent 2c26cb4d69

commit 892e1f4a3a

1 changed files with 21 additions and 6 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

27

arch/arm/mach-at91/pm.c

View file