dt-bindings: riscv: add Zihintntl ISA extension description

Browse source

Add description for Zihintntl ISA extension[1].

Link: https://drive.google.com/file/d/13_wsN8YmRfH8YWysFyTX-DjTkCnBd9hj/view [1]
Signed-off-by: Clément Léger <cleger@rivosinc.com>
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://lore.kernel.org/r/20231114141256.126749-15-cleger@rivosinc.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>

...

This commit is contained in:

Clément Léger 2023-11-14 09:12:50 -05:00 • committed by Palmer Dabbelt

parent 74ba42b250

commit 892f10c8d6

No known key found for this signature in database

GPG key ID: 2E1319F35FBB1889

1 changed files with 6 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

6

Documentation/devicetree/bindings/riscv/extensions.yaml

View file