perf vendor events intel: Update rocketlake events to v1.02

Browse source

Update alderlake events to v1.02 released in:
4931178d1e

Improves documentation and removes TOPDOWN.BR_MISPREDICT_SLOTS.

Event json automatically generated by:
https://github.com/intel/perfmon/blob/main/scripts/create_perf_json.py

Signed-off-by: Ian Rogers <irogers@google.com>
Reviewed-by: Kan Liang <kan.liang@linux.intel.com>
Cc: Stephane Eranian <eranian@google.com>
Cc: Caleb Biggers <caleb.biggers@intel.com>
Cc: Edward Baker <edward.baker@intel.com>
Cc: Perry Taylor <perry.taylor@intel.com>
Cc: Samantha Alt <samantha.alt@intel.com>
Cc: Weilin Wang <weilin.wang@intel.com>
Signed-off-by: Namhyung Kim <namhyung@kernel.org>
Link: https://lore.kernel.org/r/20240214011820.644458-10-irogers@google.com

...

This commit is contained in:

Ian Rogers 2024-02-13 17:17:58 -08:00 • committed by Namhyung Kim

parent 1d262a85e2

commit 8972c03353

4 changed files with 4 additions and 11 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

tools/perf/pmu-events/arch/x86/mapfile.csv

View file

1 Family-model Version Filename EventType 24 GenuineIntel-6-A[AC] v1.07 meteorlake core 25 GenuineIntel-6-1[AEF] v4 nehalemep core 26 GenuineIntel-6-2E v4 nehalemex core 27 GenuineIntel-6-A7 v1.01 v1.02 rocketlake core 28 GenuineIntel-6-2A v19 sandybridge core 29 GenuineIntel-6-8F v1.17 sapphirerapids core 30 GenuineIntel-6-AF v1.00 sierraforest core

1

tools/perf/pmu-events/arch/x86/rocketlake/memory.json

View file

2

tools/perf/pmu-events/arch/x86/rocketlake/other.json

View file

10

tools/perf/pmu-events/arch/x86/rocketlake/pipeline.json

View file