x86/bugs: Rename _RDS to _SSBD

Browse source

commit 9f65fb2937 upstream

Intel collateral will reference the SSB mitigation bit in IA32_SPEC_CTL[2]
as SSBD (Speculative Store Bypass Disable).

Hence changing it.

It is unclear yet what the MSR_IA32_ARCH_CAPABILITIES (0x10a) Bit(4) name
is going to be. Following the rename it would be SSBD_NO but that rolls out
to Speculative Store Bypass Disable No.

Also fixed the missing space in X86_FEATURE_AMD_SSBD.

[ tglx: Fixup x86_amd_rds_enable() and rds_tif_to_amd_ls_cfg() as well ]

Signed-off-by: Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

...

This commit is contained in:

Konrad Rzeszutek Wilk 2018-05-09 21:41:38 +02:00 • committed by Greg Kroah-Hartman

parent 0f18f44ce0

commit 89ba80e61a

11 changed files with 51 additions and 51 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

4

arch/x86/include/asm/cpufeatures.h

View file

10

arch/x86/include/asm/msr-index.h

View file

12

arch/x86/include/asm/spec-ctrl.h

View file

6

arch/x86/include/asm/thread_info.h

View file

14

arch/x86/kernel/cpu/amd.c

View file

36

arch/x86/kernel/cpu/bugs.c

View file

2

arch/x86/kernel/cpu/common.c

View file

2

arch/x86/kernel/cpu/intel.c

View file

8

arch/x86/kernel/process.c

View file

2

arch/x86/kvm/cpuid.c

View file

6

arch/x86/kvm/vmx.c

View file