perf/x86/intel/uncore: Split the Ice Lake and Tiger Lake MSR uncore support

Browse source

Previously, the MSR uncore for the Ice Lake and Tiger Lake are
identical. The code path is shared. However, with recent update, the
global MSR_UNC_PERF_GLOBAL_CTRL register and ARB uncore unit are changed
for the Ice Lake. Split the Ice Lake and Tiger Lake MSR uncore support.

The changes only impact the MSR ops() and the ARB uncore unit. Other
codes can still be shared between the Ice Lake and the Tiger Lake.

Signed-off-by: Kan Liang <kan.liang@linux.intel.com>
Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Link: https://lkml.kernel.org/r/20200925134905.8839-1-kan.liang@linux.intel.com

...

This commit is contained in:

Kan Liang 2020-09-25 06:49:03 -07:00 • committed by Peter Zijlstra

parent a3b1e8451d

commit 8abbcfefb5

3 changed files with 19 additions and 2 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

4

arch/x86/events/intel/uncore.c

View file

1

arch/x86/events/intel/uncore.h

View file

16

arch/x86/events/intel/uncore_snb.c

View file