clk: rockchip: fix rk3368 cpuclk divider offsets

Browse source

Due to a copy-paste error the the rk3368 cpuclk settings were acessing
rk3288-specific register offsets. This never caused problems till now,
as cpu frequency scaling in't used currently at all.

Reported-by: Xing Zheng <zhengxing@rock-chips.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>

...

This commit is contained in:

Heiko Stuebner 2015-12-01 22:23:45 +01:00

parent 941c4d3f11

commit 8ad0df33c6

1 changed files with 2 additions and 2 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

4

drivers/clk/rockchip/clk-rk3368.c

View file