i3c: mipi-i3c-hci: Ensure proper bus clean-up

Browse source

Wait for the bus to fully disable before proceeding, ensuring that no
operations are still in progress.  Synchronize the IRQ handler only after
interrupt signals have been disabled.  This approach also handles cases
where bus disable might fail, preventing race conditions and ensuring a
consistent shutdown sequence.

Signed-off-by: Adrian Hunter <adrian.hunter@intel.com>
Reviewed-by: Frank Li <Frank.Li@nxp.com>
Link: https://patch.msgid.link/20260113072702.16268-3-adrian.hunter@intel.com
Signed-off-by: Alexandre Belloni <alexandre.belloni@bootlin.com>

...

This commit is contained in:

Adrian Hunter 2026-01-13 09:26:43 +02:00 • committed by Alexandre Belloni

parent 78f63ae4a8

commit 8bb9657588

4 changed files with 39 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

32

drivers/i3c/master/mipi-i3c-hci/core.c

View file

7

drivers/i3c/master/mipi-i3c-hci/dma.c

View file

1

drivers/i3c/master/mipi-i3c-hci/hci.h

View file

2

drivers/i3c/master/mipi-i3c-hci/pio.c

View file