clk: renesas: r9a09g057: Add CA55 core clocks

Browse source

Add CA55 core clocks which are derived from PLLCA55.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/20240918135957.290101-1-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>

...

This commit is contained in:

Lad Prabhakar 2024-09-18 14:59:57 +01:00 • committed by Geert Uytterhoeven

parent 29cb4974a7

commit 8cce33aed0

2 changed files with 21 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

16

drivers/clk/renesas/r9a09g057-cpg.c

View file

5

drivers/clk/renesas/rzv2h-cpg.h

View file