drm/amd/display: Modified set bandwidth sequence.

Browse source

This change make sure bandwidth is set properly.
For increase bandwidth, set bandwidth before backend
and front end programming.
For decrease bandwidth, set bandwidth after.
To avoid smu hang when reboot and dpms due to 0 disp clk,
keep min disp clock as 100Mhz.

Signed-off-by: Yongqiang Sun <yongqiang.sun@amd.com>
Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
Acked-by: Harry Wentland <harry.wentland@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Yongqiang Sun 2018-02-27 15:06:31 -05:00 • committed by Alex Deucher

parent d03f3f6304

commit 8e437c7991

3 changed files with 38 additions and 12 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

4

drivers/gpu/drm/amd/display/dc/core/dc.c

View file

40

drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c

View file

6

drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c

View file