spi: rzv2h-rspi: make FIFO size chip-specific

Browse source

The Renesas RZ/T2H (R9A09G077) and RZ/N2H (R9A09G087) SoCs have a
different FIFO size compared to RZ/V2H. Add a chip-specific structure,
and set the FIFO size inside it, to prepare for adding support for them.

Signed-off-by: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@renesas.com>
Link: https://patch.msgid.link/20251119161434.595677-3-cosmin-gabriel.tanislav.xa@renesas.com
Signed-off-by: Mark Brown <broonie@kernel.org>

...

This commit is contained in:

Cosmin Tanislav 2025-11-19 18:14:23 +02:00 • committed by Mark Brown

parent aead5ae91e

commit 8e89ee6cd2

No known key found for this signature in database

GPG key ID: 24D68B725D5487D0

1 changed files with 13 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

16

drivers/spi/spi-rzv2h-rspi.c

View file