clk: qcom: Allow clk_set_parent() to work on display clocks

Browse source

Sometimes the display driver may want to change the parent PLL of
the display clocks (byte and pixel clocks) depending on the
use-case. Currently the parent is fixed by means of having a
frequency table with one entry that chooses a particular parent.
Remove this restriction and use the parent the clock is
configured for in the hardware during clk_set_rate(). This
requires consumers to rely on the default parent or to configure
the parent with clk_set_parent()/assigned-clock-parents on the
clocks before calling clk_set_rate().

Tested-by: Archit Taneja <architt@codeaurora.org>
Cc: Hai Li <hali@codeaurora.org>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>

...

This commit is contained in:

Stephen Boyd 2015-04-09 23:02:02 -07:00

parent db544f1b58

commit 8ee9c7de01

5 changed files with 89 additions and 46 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

drivers/clk/qcom/clk-rcg.h

View file

91

drivers/clk/qcom/clk-rcg2.c

View file

14

drivers/clk/qcom/gcc-msm8916.c

View file

18

drivers/clk/qcom/mmcc-apq8084.c

View file

11

drivers/clk/qcom/mmcc-msm8974.c

View file