drm/msm: Handle register offset differences between a3xx and a4xx

Browse source

Register offsets have changed between a3xx and a4xx GPUs.
To be able access these registers in common code, we create
a lookup table, and set of read-write APIs to access the
register through the lookup table.

Signed-off-by: Aravind Ganesan <aravindg@codeaurora.org>
[robclark: remove REG_ADRENO_UNDEFINED, just use zero, and minor
tweaks for latest generated headers]
Signed-off-by: Rob Clark <robdclark@gmail.com>

...

This commit is contained in:

Aravind Ganesan 2014-09-08 10:57:28 -06:00 • committed by Rob Clark

parent 257d06f704

commit 91b74e9761

3 changed files with 218 additions and 6 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

91

drivers/gpu/drm/msm/adreno/a3xx_gpu.c

View file

17

drivers/gpu/drm/msm/adreno/adreno_gpu.c

View file

116

drivers/gpu/drm/msm/adreno/adreno_gpu.h

View file