selftests/powerpc/pmu: Add selftest for group constraint check for PMC5 and PMC6

Browse source

Events using Performance Monitor Counter 5 (PMC5) and Performance
Monitor Counter 6 (PMC6) can't have other fields in event code like
cache bits, thresholding or marked bit. PMC5 and PMC6 only supports base
events: ie 500fa and 600f4. Other combinations should fail. Testcase
tries setting other bits in event code for 500fa and 600f4 to check this
scenario.

Signed-off-by: Athira Rajeev <atrajeev@linux.vnet.ibm.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/20220610134113.62991-17-atrajeev@linux.vnet.ibm.com

...

This commit is contained in:

Athira Rajeev 2022-06-10 19:10:54 +05:30 • committed by Michael Ellerman

parent 0a110a4b69

commit 9258c0aa75

2 changed files with 64 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

tools/testing/selftests/powerpc/pmu/event_code_tests/Makefile

View file

63

tools/testing/selftests/powerpc/pmu/event_code_tests/group_constraint_pmc56_test.c

View file